S ignals found in nature need to be converted to the digital domain through analog-to-digital converters (ADCs) to be processed by digital means [1] . For applications in communication and measurement [2], [3], high conversion rates are required. With advances of the complementary metal oxide semiconductor (CMOS) technology, the conversion rates of CMOS ADCs are now well beyond the gigasamples per second (GS/s) range, but only moderate resolutions are required [4] . These ADCs need to be tested after fabrication and, if possible, during field operation. The test costs are a very significant fraction of their production cost [5] . This is mainly due to lengthy use of very expensive automated test equipment (ATE) to apply specific test stimuli to the devices under test (DUT) and to collect and analyze their responses.
BIST for High Speed ADCs
Using advanced CMOS technologies, the cost per transistor decreases and integrated solutions become competitive. Thus, more specific functionalities can be fully integrated onchip. Moreover, the reliability of the manufacturing process maintains high, allowing reliable function to be implemented on-chip as well.
The implementation of test-related functions directly on-chip during the IC design phase, which is called design for testability, evolved first for purely digital ICs and then migrated to mixed-signal devices. Using a BIST approach contributes to additional area, increases design time and effort, and may degrade the performance of the DUT due to intrusive test structures. Table 1 summarizes the pros and cons of a BIST solution.
As discussed above, as a result of the increase of the conversion rate of ADCs, from the present few GS/s, their testing becomes progressively more time-consuming and costly. Here we present a novel solution, which consists of using two small area synchronized phase-locked loops (PLLs) to generate high frequency sinusoidal and clock signals. We analyze the possibility of using a dedicated BIST approach for testing high speed, moderate resolution ADCs, either embedded into complex systems or as standalone components. This BIST approach is based on two compact and easy-to-integrate oscillators that generate high frequency test stimuli (analog input and clock) to the DUT. Instead of using free-running oscillators for generating the analog input and clock test stimuli, we propose to employ two PLLs to improve the phase noise of the generated signals and, more importantly, to allow coherent sampling. The use of coherent sampling is beneficial since it simplifies the processing of the output data, and a coherent sampled signal leads to a coherent spectrum, which avoids undesirable artifacts due to spectral leakage. This fully integrated in CMOS technology Reduced time-to-market BIST approach, which reduces test costs by avoiding the need for expensive mixed-signal ATEs, improves reliability by avoiding interfacing critical signals between the DUT and ATE, and enhances feasibility by carrying out the test procedure completely on-chip is the main contribution of this paper.
Although the DUT used in this work employs a pipelined ADC topology, the approach can be applied to other converter topologies, since it "sees" the DUT as an almost ideal "black box."
The conceptual overview of the proposed approach is shown in Fig. 1 .
Using the proposed BIST approach, the only off-chip component required is a low frequency and stable reference signal. Digital signal processing (DSP) techniques for output response analysis are used, which rely primarily on spectral computations using fast Fourier transform (FFT) algorithms. The proposed concept was implemented in an integrated circuit featuring two PLLs for test stimuli generation and an 8-bit 500 MS/s ADC as the DUT and was validated with silicon measurements. In a 0.13 μm CMOS technology, the area overhead introduced by the two PLLs is only 0.052 mm 2 .
ADC BIST Architecture
The ADC BIST architecture proposed in this work is illustrated in Fig. 2 . It is composed of two integer-N PLLs (PLLIN and PLLCK) that share the same external reference clock to ensure signal synchronization. This synchronization is necessary to achieve coherent sampling. PLLIN generates low distortion, high frequency, and low jitter sine wave signals, while PLLCK generates high frequency and low jitter square wave clock signals, which are used to drive the ADC during the test procedure. The only off-chip component required is a stable and low frequency reference clock, which may be implemented, for example, by an inexpensive crystal oscillator. The digitized samples are processed by a DSP (e.g., to execute a FFT algorithm) in order to calculate the most important functional performances of the DUT. The results may then be compared, for example, with different effective resolution thresholds (e.g., 6, 7, and 8 bits) up to the maximum resolution allowed by the self-testing system, and for each comparison, a pass or fail indication is shown. With this, ADCs having different resolutions are sorted, and it becomes possible to check the performance degradation during the ADC lifetime. A test controller takes care of the test application and sequence.
When the two PLLs are locked, the input and sampling frequencies of the ADC are, respectively:
where fref is a stable external reference frequency, Ns is the number of collected samples, and Mj and Npi (i,j = 1,2,...) are integer programmable frequency divider values which enable different frequencies for the input and sampling signals. From (1) and (2) coherent sampling is achieved (i.e., fin/fs = Np/Ns). The architecture parameters Ns, Npi, and Mj are selected according to the resolution of the ADC under test, the external reference frequency, the desired sampling frequencies ( fˆsj), and the desired normalized input frequencies ( fˆini/fs). Ns is a power of two ideally given by Ns > π 2 N ≈ 2 N+2 [7] , where N is the number of bits of the ADC. Npi (i = 1,2,...) is given by:
where {x} means the nearest odd integer value of x. Note that odd integer values for Npi ensure irreducibility with respect to Ns, since the latter is a power of two (this irreducible ratio is another requisite of coherent sampling). Mj (j = 1,2,...) is given by:
where x is the nearest integer value of x. As an example, Table 2 gives the architecture parameters and the resulting frequency map for a hypothetical 6-bit ADC with fref = 4 MHz, fˆsj = 250, 500, and 1000 MS/s, and fˆini/fs = 1/2, 1/4, and 1/8. All frequencies are in MHz or MS/s. The actual analog input and sampling frequencies are slightly different from the desired ones, but this is required to guarantee coherent sampling. The reconfigurable BIST architecture shown in Fig. 2 can be efficiently integrated (e.g., with small area overhead), as explained in [8] . As a result, it is a very attractive solution for functional testing of high speed ADCs.
Experimental Results
We will consider two extreme evaluation modes:
◗ ADC driven by the external analog input and clock (this mode assesses the standalone ADC performance); ◗ ADC stimulated with the internal analog input and clock (this mode assesses the performance of the whole BIST system, i.e., ADC + PLLCK + PLLIN). The test modes above are evaluated using the PCB board (with a wire-bonded die) shown in Fig. 3 . The evaluation mode where both the analog input and clock are generated externally is the most demanding in terms of test equipment resources.
The high-quality (i.e., very low phase noise) external analog input is provided by an RF signal generator (Marconi Instruments 2041). To remove the harmonics of the generated signal (intrinsic to this kind of generator), the analog input is bandpass or low-pass filtered before being applied to the test board. In this work, the following Mini-Circuits passive filters were used: SBP-10.7, SLP-100+, SLP-250+, SLP-550+, and SLP750+. The external clock signal, both for ADC clocking or for the reference clock of the PLLs, is provided by another RF signal generator (Rohde&Schwarz SMB100A/SMB-B112). This generator also has very low phase noise. For instance, the integrated rms jitter in the bandwidth from 100 Hz to 2 GHz at 1 GHz is merely 210 fs. The ADC output data are captured with a logic analyzer (Agilent 16702B/16715A), and the data are then remotely transferred to a personal computer and processed in MATLAB. A set of on-board push-button switches allows the configuration of the system and the selection of the desired test mode.
The standalone performance of the ADC, when both the analog input and the clock are provided externally, is presented. Following that, the whole ADC BIST performance is presented, when the analog input and the clock are both generated internally by PLLIN and PLLCK, respectively.
The results are presented in terms of the performance parameters: SINAD, SNR, and THD. Since the ADC topology is based on a two-channel time-interleaving (TI) array, it is also interesting to analyze the spurious tones caused by TI. The THD values presented account up to the 13 rd harmonic. The even harmonics are insignificant with respect to the odd ones due to the use of differential signalling and very symmetrical and careful layouts. All results presented are derived from 512 collected samples, coherent spectra and no averaging is applied. 
DUT with External Analog Input and Clock
In this case, the converter is stimulated with external analog input and clock. This evaluation gives a reference performance which can then be contrasted with the other evaluation case, in which the analog input and clock are generated on-chip. The measured SINAD, SNR, THD, and TI spurious components versus input frequency for a randomly selected die sample are shown in Fig. 4 . With a full-scale input tone, all metrics remain approximately flat up to the Nyquist frequency.
DUT with Internal Analog Input and Clock
In this case, both the analog input signal and the clock signal are provided internally by means of PLLIN and PLLCK, respectively. Thus, the complete BIST system is evaluated.
The amplitude of the sinusoidal signal generated by PLLIN directly influences the THD of the analog input signal to the ADC, because the voltage-controlled oscillator produces more distortion as the oscillation amplitude increases, and also because the linear buffer that follows the VCO and drives the track-and-hold stage of the ADC becomes more nonlinear as the input signal increases.
Since in this work the distortion of the VCO dominates and increases when the output differential amplitude of the VCO becomes larger than Vin = 600 mVpp,diff, we set the analog input amplitude to this level. Given that the input full-scale range of the ADC is nominally 800 mVpp,diff, this level of Vin corresponds to −2.5 dBFS. If we were not constrained by the distortion of the VCO, we would choose a larger analog input level, e.g., −0.1 dBFS (corresponding to 790 mVpp,diff in this case), in order to exercise almost all output codes of the ADC. Table 3 summarizes the highest harmonic and TI tone from the measured output spectra for the evaluation cases. For a fair comparison, we use the same frequencies and amplitude for all cases. In testing case 1, besides the fundamental tone, there is a set of odd harmonics, dominated by the third harmonic (−48.3 dB) and the TI spurious tone (−44.4 dB), which is the strongest in the spectrum.
In testing case 2, the third harmonic level is −41.4 dB and the TI spurious tones is −42.2 dB. We have a 6.9 dB difference in the third harmonic and a 2.2 dB difference in the TI spurious components level. The larger discrepancy in the third harmonic level is mainly due to the increased distortion introduced by the VCO of PLLIN (even though we are using a Vin ≈ −2.5 dBFS).
Similar conclusions can be drawn analyzing the output spectra of the other two randomly selected die samples. Fig. 4 . Measured SINAD, SNR, THD, and TI spur versus fin at fs ≈ 464 MS/s and Vin ≈−0.1 dBFS (time-interleaving spur is removed, i.e., "woTI"). In summary, we can say that the quality of the analog input and clock signals produced by the PLLs of the BIST scheme proposed in this work allows us to evaluate an ADC with a SFDR as high as about 41.4 dB when sampling an almost-Nyquist-frequency tone at about 500 MS/s.
Discussion
The BIST scheme proposed in this work can be compared with other works in the literature, as shown in Table 4 .
One of the key requisites of BIST circuitry is small area overhead, since the extra silicon area affects both the overall cost and yield of the ICs. As seen in Table 4 , our work has an almost fourfold area improvement compared with the most area-efficient implementation, even ignoring that the other works do not deal with the clock signal generation. This improvement is achieved by a judicious selection of circuit topologies and techniques. For instance, instead of using area-hungry LC oscillators to build up the voltage-controlled oscillators of the PLLs, we use simple RC oscillators. We use a capacitance multiplication scheme to reduce the capacitances, and consequently the silicon area, of the loop filters of the PLLs.
The power dissipation of BIST circuits is not very important because they are used only during a fraction of the operation time of the remaining (core) circuits, usually during the poweron or during idle time slots. After the self-test procedures, BIST circuits are turned-off, dropping the power dissipated by these circuits to (almost) zero. Hence, even though BIST circuits proposed in this work dissipate a relatively high power, 26 mW, this is acceptable for the target application.
We compare the quality of the analog input signal to the DUT using the SFDR metric. Even though the measured SFDR of this work is worse than that of [10] - [12] , it is obtained for much higher analog input frequencies and amplitudes. For example, the SFDR of 74.1 dB reported in [10] is for an analog input frequency as low as 10 MHz and for a low differential amplitude, 228 mVpp. In general, it is unfeasible or very difficult to keep a high SFDR with high analog input frequency and/or amplitude, since the circuits suffer from higher distortions or bandwidth. This is shown in the SFDR of 25.3 dB reported in [9] , where the input frequency is 312 MHz.
The main limitations of the generated analog input and clock signals of the proposed BIST scheme are the following:
◗ Distortion in the analog input signal. The sources of these distortions are the nonlinearity of the VCO of PLLIN, and also the nonlinearity of the buffer that follows this VCO and drives the front-end track-and-hold of the ADC. ◗ Phase noise (or jitter) in the analog input and clock signals. The source of this noise is mainly the noise in the active devices of the VCOs in PLLIN and PLLCK. ◗ Deterministic reference spurious tones, which are nonidealities (mainly mismatches) in the charge pumps of both PLLCK and PLLIN. These limitations can be minimized by improving the sizing of the circuits, by enhancements in the circuit topologies, and by careful layouts. Also, some of these limitations are more severe than others. For example, the deterministic reference spurs are not problematic, since they can be easily separated from the actual performance of the ADC under test. In this work, we achieve a worst-case (for three measured samples) SFDR as high as 41.4 dB for an analog input frequency of about 227 MHz with differential amplitude of 600 mVpp. The SFDR of the generated analog input signal is also dependent on the supply voltage, since reducing this (which is the trend for newer CMOS technologies) equally reduces the voltage headroom available to keep the active devices operating in saturation. In other words, reducing the supply voltage increases the distortion of a given circuit topology, maintaining the same signal swing, unless topology changes (if viable) are made. The phase noise (or jitter) present in both the output of two PLLs were not measured due to reduced number of I/O pins. By post-layout simulations, we can estimate the integrated rms jitter (above 1 MHz offset) of PLLCK as 1.5 ps, as indicated in Table 4 . This result, however, cannot be compared with those of other works, since these works only address the analog input signal generation.
Conclusions
In this paper we present an overview of challenges in testing ADCs at high frequencies, which will be a hot topic in the near future, due to the continuous advances of CMOS technologies. We review the advantages and disadvantages of BIST approaches and show that BIST can be a promising solution for functional and dynamic testing of high speed ADCs.
We present a fully integrated BIST technique, together with experimental results, targeting high-frequency and moderate resolution ADCs. This fully integrated, low cost, and reconfigurable architecture for coherent self-testing of high speed ADCs is based on two synchronized PLLs, one to synthesize the analog input signal and another to synthesize the clock signal for the ADC under test. This synchronization is a key feature of the proposed approach, since it allows coherent sampling. With coherent sampling, the digital output data of the converter are well-behaved and their spectrum is unambiguous, since it is not necessary to worry about spectral leakage, windowing, etc. Hence, with a reduced record length and a relatively low-complexity DSP hardware, it is feasible to do a reliable spectral analysis to assess the dynamic performance of the ADC.
Even though the proof-of-concept is made with a moderate resolution converter, the method proposed can be extended to low-and high-resolution ADCs. The proposed BIST architecture for ADCs is reconfigurable: it is possible to synthesize different analog input and clock frequencies by simply changing the frequency dividers values related to the PLLs. The frequency ranges depend on the locking ranges of the PLLs. The complete BIST system has been implemented in a 0.13 μm CMOS technology and experimentally evaluated to validate the proposed method. 
